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Abstract—The demand for richer multimedia services, mul-
tifunctional portable devices and high data rates can only been
visioned due to the improvement in semiconductor technology.
Unfortunately, sub-90 nm process nodes uncover the nanometer
Pandora-box exposing the barriers of technology scaling—param-
eter variations, that threaten the correct operation of circuits, and
increased energy consumption, that limits the operational lifetime
of today’s systems. The contradictory design requirements for
low-power and system robustness, is one of the most challenging
design problems of today. The design efforts are further compli-
cated due to the heterogeneous types of designs (logic, memory,
mixed-signal) that are included in today’s complex systems and
are characterized by different design requirements. This paper
presents an overview of techniques at various levels of design
abstraction that lead to low power and variation aware logic,
memory and mixed-signal circuits and can potentially assist in
meeting the strict power budgets and yield/quality requirements
of future systems.
Index Terms—Logic, low power, memory, mixed-signal design,
variation tolerant design, voltage scaling.
I. INTRODUCTION
T ODAY, we live in the era of miniaturization where thereis an increasing demand for small multifunctional devices
able to support numerous diverse services [1]. To support all
the diverse applications, today’s complex systems consist of
heterogeneous components that must meet tight energy and
performance requirements [2]. The integration of such complex
systems is possible due to aggressive technology scaling that
has enabled increased processing capabilities/performance,
lower energy consumption per transistor, and lower die cost
[1], [2]. However, the decreasing size of devices makes their
fabrication more difficult, leading to fluctuations in transistor
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length (L), width (W), flat-band voltage, and oxide thickness
that pose a threat on the correct functionality of each
subsystem. In general, parameter variations can be classified
into inter-die and intra-die variations [3]–[5]. Inter-die varia-
tions refer to parameter variations that have similar parameter
values across a single die. Such variations include gate-length
variations due to fluctuations in the exposure time during fabri-
cation, variations in thin-oxide, flat-band voltage, and width of
transistors. On the other hand, intra-die (or random) variations
refer to parameter variations in each transistor within a single
die. This further complicates the design and modeling of such
variations since a large number of random variables are re-
quired to represent them [5]. Sources of such variations include
fluctuations of geometric dimensions due to lithographic and
etching techniques used during fabrication and variations in the
number and location of dopant atoms in the channel region,
resulting from lithography, etching, and chemical mechanical
polishing (CMP). In turn, such variations result in large spread
in the threshold voltage of transistors that affect the
various components (digital, analog, memory) in different
ways, complicating overall system design. In digital logic for
instance, parameter variations have an unpredictable impact on
the speed/power-consumption of devices that can ultimately
lead up to 30% in delay variation [4]. Such delay variations
can result in delay failures due to incomplete computations,
degrading yield/output-quality of logic functions [3], [4]. On
account of such fluctuations, memories experience stability
failures [6], while mixed-signal systems suffer significant loss
of yield or significant loss of performance due to increased
design guardbands. Note that apart from parametric variations,
temporal variations (environmental and aging variations) [7],
[8] can also threaten the circuit functionality by leading to
delay increase over time. Although this paper focuses on para-
metric tolerance, the presented mechanisms can be utilized for
addressing temporal variations as well.
Depending on the type of design, different techniques have
been proposed that try to ensure correct operation under varia-
tions [9], [10]. In general, a conservative design approach (i.e.
scaling-up voltage or upsizing logic gates), or adding extra hard-
ware (for example, redundant columns/rows in memories) can
be beneficial for meeting the various design constraints in the
nanometer regime. However, such techniques come at the cost
of increased die area and do not allow full utilization of per-
formance gains obtained by technology scaling. More signif-
icantly, such techniques further increase power consumption
which poses another design challenge in scaled technologies.
Conventional power management techniques (supply voltage
2156-3357/$26.00 © 2011 IEEE
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Fig. 1. (a)   variation and corresponding frequency variation. (b) Impact of supply voltage scaling on path delay distribution.
scaling, power gating, multi- and designs) might re-
duce power but further magnify the problems associated with
process induced variations [2], [5].
It is evident from the above discussion that variation toler-
ance and low power design techniques may have contradictory
requirements (i.e. one requires voltage up-scaling and the
other voltage down-scaling)and hence, they should not be
addressed in isolation. Consequently, recent variation tolerant
and low-power design methodologies have been focused on
addressing the two issues simultaneously at different levels
of design abstraction. Proposed approaches can be classi-
fied based on: i) the type of designs that they target—logic,
memory, mixed-signal and ii) the type of applications that they
target—general purpose or application-specific. This paper
presents an overview of some representative techniques that
can potentially lead to the design of low power and varia-
tion tolerant systems. Techniques that target general purpose
logic/systems include RAZOR [11], [12], CRISTA [14], [15]
and stochastic processors [17]–[19], while approaches based
on algorithm-architecture co-design include Algorithmic Noise
tolerance (ANT) [22]–[26], Significance Driven Approach
(SDA) [27]–[31] and system level power management tech-
niques [33]–[37]. Design of new bit-cells that can isolate the
conflicting requirements of read and access failures in em-
bedded memories can potentially help in improving memory
yield significantly [44]–[47]. Finally, techniques for mixed
signal include the design of power-conscious built-in test and
tuning algorithms driven by a digital signal processor [59] or
autonomous digitally assisted self-tuning mixed-signal systems
that react to variations to improve yield [60].
The rest of this paper is organized as follows. Section II
focuses on digital logic/system design challenges in the
nanometer regime and presents techniques that address process
variation tolerance and low power at various levels of hardware
stack from circuits to architecture. Section III briefly describes
design issues in memory and techniques for addressing them.
Section IV overviews design efforts for low power and robust
operation of mixed signal systems. Conclusions are drawn in
Section V.
II. LOW POWER AND ROBUST LOGIC AND SYSTEM DESIGN
Digital logic is the core of today’s systems and thus needs to
operate reliably under the most aggressive power/performance
envelope. In this section the challenges in logic design are dis-
cussed and techniques at various levels of design abstraction for
addressing them are described.
A. Challenges in Logic Design
As we mentioned earlier, parametric variations and increased
power consumption are considered the main barriers of tech-
nology scaling [3], [4]. Inter-die and intra-die variations have
an unpredictable impact on transistor characteristics such as
delay and leakage and are commonly captured by the threshold
voltage of transistors since depends on almost all of
the transistor parameters [5]. The dependence of gate delay on
and the possible effect on delay can be represented by the
alpha power model [2], where the delay is approximated by
(1)
where and are technology and circuit dependent parame-
ters. Results in [4] showed a 20 variation in leakage current
for a 1.3 variation in performance. This clearly indicates that
a circuit designed using nominal transistors may not meet
the delay target, leading to delay failures [Fig. 1(a)]. Hence,
parametric yield of a circuit (probability to meet the desired
performance or power specification) is expected to suffer sig-
nificantly. Apart from parametric variations, nano-scale circuits
suffer from static and dynamic power consump-
tion due to high transistor densities and high operating frequen-
cies. In other words, parametric variations and increased power
consumption unlock the nanometer “Pandora box” unveiling the
issues that need to be addressed in the next decades.
Traditionally, fault-tolerant computing and low power design
techniques addressed the power and reliability problems in
logic functions independently. Several works exist on mod-
eling and addressing the effects of variations at the circuit and
logic level. The majority of such approaches such as adaptive
body biasing (ABB), adaptive supply voltage scaling (ASVS)
and clock tuning [5], [6], [9] aim at providing proper timing
margins, while assuming worst-case process conditions. Specif-
ically, at design time, worst case conditions and their effect on
the performance of various parts of the circuit are estimated.
Based on such estimations transistors are up-sized or voltage is
up-scaled to ensure adequate timing margins that subsequently
guarantee correct operation under worst case parametric vari-
ations [5]. However, worst case conditions are usually rare,
and hence, traditional worst-case design approaches lead to
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Fig. 2. Timeline of cross-layer techniques for variation aware and low power logic design.
pessimistic design, or in other words, they lead to over-design,
not allowing the full utilization of performance gains obtained
due to technology scaling. Furthermore, traditional approaches
such as transistor up-sizing or voltage up-scaling increase
power dissipation. To circumvent the over-design imposed by
the traditional worst-case approaches, statistical timing analysis
has been widely investigated [5], [11] at the logic level, where
a circuit parameter is modeled as a statistical distribution and
the circuit is designed to meet a given yield with respect to a
target value of the parameter.
Techniques for power reduction try to reduce the switching
activity [2], the frequency, or the supply voltage of the circuit.
Among them one of the most effective method for power mini-
mization is voltage scaling or over-scaling (VOS) since it leads
to large improvements in power consumption due to quadratic
dependence of power on supply voltage [2]. VOS extends the
concept of voltage scaling beyond the critical voltage value at
which the critical path delay (clock period) imposed by archi-
tecture and application is just met. Scaling beyond such critical
voltage is referred to as VOS and can make the circuit more sen-
sitive to noise [22]. Specifically, VOS increases the delays in all
computation paths [Fig. 1(b)] and can result in incorrect com-
putation of certain operations, leading to drastic degradation of
output quality at the application layer. In addition, scaled volt-
ages not only increase the delay mean but also the standard de-
viation of the overall path delay distribution, thereby degrading
the timing yield. As we mentioned earlier, scaling up the supply
voltage reduces variation at the cost of power consumption. It
is evident that meeting a desired power specification with cer-
tain degree of process tolerance is becoming an extremely chal-
lenging task due to the contradictory nature of the two design
requirements.
B. Cross-Layer Design Techniques
It would be ideal if techniques at the circuit and logic levels
could solve the problems of increased power and those intro-
duced by variations. However, there is significant concern in the
semiconductor industry that techniques at a single level of ab-
straction (such as circuit or devices) might not be sufficient for
solving the low power/error tolerance dilemma under a fixed
area/power budget [2]. Consequently, there has been a lot of in-
terest in recent years in addressing variations and power con-
sumption by co-designing at various levels of design abstraction
(Fig. 2). High level techniques can take advantage of informa-
tion that is not easily available at the lower levels of abstraction,
provide designers feedback about the impact of errors (due to
VOS or variations) early in the design cycle and facilitate better
design decisions. Interestingly, voltage over-scaling and para-
metric variations (inter die) are two sides of the same coin. Both
of them result in delay failures at the circuit level that translate to
logic errors. The logic errors can be seen as computation errors
at the architecture/algorithm level and may translate to output
quality degradation at the system/application level. Therefore,
it might be effective to address the symptoms (delay failures)
of process variations while meeting the strict power budgets of
today’s systems (by tuning the supply voltage) at high levels
of design abstraction. In the next section we present some of
the systematic approaches that address both issues simultane-
ously. Such approaches can be broadly classified into two cate-
gories. Techniques that target general purpose applications need
to always ensure exact/correct operations. Such techniques ad-
dress the issues at the circuit and architecture level trying to de-
tect and correct potential errors. On the other hand, techniques
that target application-specific circuits such as digital signal pro-
cessing (DSP) can relax the requirement of exactness and pro-
vide trade-offs with the system level metric of quality through
algorithm-architecture co-design.
1) Circuit-Architecture Co-Design: Researchers have inves-
tigated circuit-architecture co-design approaches that are robust
with respect to process variations and at the same time, suitable
for aggressive voltage scaling.
a) Timing error detection and correction: One such tech-
nique, called RAZOR [12] uses dynamic detection and cor-
rection of circuit timing errors by using a shadow latch. The
key idea of Razor is to tune the supply voltage by monitoring
the error rate during circuit operation, thereby eliminating the
need for voltage margins and exploiting the data dependence of
circuit delay. A RAZOR flip-flop double samples the pipeline
stages, once with a fast clock and again with a time-borrowing
delayed clock (Fig. 3). A meta-stability tolerant comparator then
validates the latched values sampled with the fast clock. If there
is any occurrence of timing error, a modified pipeline mis-spec-
ulation recovery mechanism restores correct program state. Re-
searchers report up to 64% energy savings with only 3% per-
formance penalty due to error recovery with 3% energy over-
head. The micro-architecture level implementation shows that
the conversion of 8% of the flip-flops into RAZOR flops is suffi-
cient in order to achieve the desired trade-off between error rate
and supply voltage. Recently, the RAZORII [13] technique was
proposed in order to circumvent the tight timing constraints and
complexity of RAZOR flip-flops. In the RAZORII mechanism,
the flip-flop detects potential errors and correction is performed
though architectural replay.
Authors in [48] proposed two other timing error detection
and recovery circuits that lower clock energy and eliminate the
metastability problems of RAZOR based designs by utilizing
time borrowing latches. Silicon measurements show that such
designs can lead to at least 17% voltage scaling resulting in 37%
power reduction.
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Fig. 3. RAZOR flip-flop.
b) Prediction based elastic clocking: Different from
RAZOR, [14] proposes a design time technique called CRISTA
to allow VOS while meeting the desired frequency and yield.
CRISTA isolates the critical (long) paths of the design, and
provides an extra clock cycle for those paths. The CRISTA
design methodology ensures the activation of long paths to be
rare, thereby, reducing any performance penalty. This allows
lowering the supply voltage below specified value and exposes
the timing slack of off-critical (short) paths. The concept
of CRISTA is shown in Fig. 4(a) with an example of three
pipelined instructions where the second instruction activates
the critical path. CRISTA can be performed by gating the third
clock pulse during the execution of the second instruction for
correct functionality of the pipeline at scaled supply voltage.
The CRISTA design methodology is applied to random logic by
hierarchical Shannon expansion [14] and gate sizing [Fig. 4(b)].
Multiple expansions reduce the activation probability of the
paths. In the example shown in Fig. 4(b), critical paths are
restricted within (by careful partitioning and gate sizing).
The critical paths are activated only when with
activation probability of 12.5% assuming that each signal can
be logic ‘1’ 50% of the time. CRISTA allows VOS improving
power consumption by 40% with only 9% area and small
throughput penalty for a two-stage pipelined ALU [14] com-
pared to the standard approach for designing circuits. Note that
CRISTA can be applied to circuits as well as at the micro-ar-
chitectural level.
Elastic-clock latency execution units [15] are example of
CRISTA based circuits. Input patterns that activate the critical
path are predicted using a low overhead decoder and when
they occur, are allocated an additional clock cycle for correct
completion of computation, while the rest of input patterns
are allotted a single clock cycle. The variable latency units
resulted in over 45% power savings while their application in
a 5-stage pipeline resulted in 4% penalty for various SPEC2K
benchmarks.
Trifecta [16] is a variable latency processor based on CRISTA
that completes common-case sub-critical path operations in a
single cycle but uses two cycles when the critical (long) paths
are exercised. Trifecta increases slack for both single and two-
cycle operations and offers a unique advantage under process
Fig. 4. (a) CRISTA Timing diagram. Long paths areactivated rarely and they
are evaluated in two cycles. (b) Shannon expansion based CRISTA design
methodology.
variations. Authors in [16] applied this technique to the crit-
ical pipeline stages of a superscalar out-of-order and a single
issue in-order processor, namely the instruction issue and exe-
cute portions, respectively. The experiments show that the rare
2-cycle operations result in a small decrease (5% for integer and
2% for floating point benchmarks of SPEC2000) in IPC. How-
ever, the increased delay slack causes an improvement in yield-
adjusted throughput by 20% (12.7%) for an in-order (out-of-
order) processor configuration. Note that CRISTA is well suited
for pipeline stages that have been designed to be little unbal-
anced, and the longer stage(s) are designed using the concept
of CRISTA. This leads to efficient VOS, with no impact on the
frequency of operation (albeit, there is little throughput penalty
due to rare/occasional pipeline stalling).
The advantages of elasticity in tolerating errors in sychn-
ronous and asychronous designs are also mentioned by other
researchers in [49]–[52].
2) Algorithm-Architecture Co-Design: The above presented
techniques such as RAZOR and CRISTA attempt not only to
estimate but also to correct any potential error providing always
correct outputs. However, in application specific systems such
as DSP it is possible to carry out useful computations that can
lead to good-enough output quality rather than dealing with re-
sults that are always correct. Such an idea, known as graceful
degradation was introduced by Breuer in 1967 [21] and influ-
enced recent design techniques that trade-off quality-of-results
for tolerating potential errors induced either by parametric vari-
ations or VOS.
a) Algorithmic Noise Tolerance (ANT): One such tech-
nique is ANT [22] which is shown in Fig. 5. An ANT based
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Fig. 5. Algorithmic noise tolerance (ANT) scheme.
Fig. 6. Noise reduction based technique (NRU).
system consists of a main processing unit that correctly com-
putes most of the time, but its output is susceptible to
parametric variation and VOS induced errors. The main idea
of ANT is the correction of these errors by an estimator/error-
control block that produces a statistical replica of the
error-free main block output . The main challenge in
ANT-based systems is to discover a low-complexity estimator
with a much smaller critical path delay. This eventually en-
sures that the estimator output is error-free even though the main
block may exhibit timing errors, affected by parametric varia-
tions or VOS.
Several estimation techniques have been proposed and
utilized in the design of ANT-based systems. These include
prediction-based error correction (PEC), adaptive error can-
cellation (AEC), and reduced precision redundancy (RPR)
[22]–[26]. Another basic element of an ANT based system is
the decision block that is nothing other than a comparator that
compares the difference between the outputs obtained from the
main block and from the estimation block . When
the difference between the two outputs exceeds a threshold-
(pre-specified at design time), the error-control block declares
an error. In the event of an error, the error-control block selects
the predictor output . The various error-control based
ANT techniques (AEC, PEC, PRP) have been applied to
popular DSP architectures such as FFT, FIR filter, and Viterbi
decoders [22]–[26] leading to 20%–50% power savings.
Recently, a noise reduction based technique [32] was
proposed, as shown in Fig. 6, mainly targeting broadband fre-
quency-selective filters. Such technique allows errors to affect
the main filter and it uses simple smoothing filters [called noise
reduction units (NRU)] to compensate for errors at the output
of the main filter. Results show that such scheme achieves
7–27 dB performance gain while leading to 11%–52% power
savings through VOS.
b) Significance Driven Approach (SDA): SDA [27]–[31]
attempts to limit any area overhead by utilizing the inherent
error resilience of application specific algorithms. The main idea
behind SDA approach lies in the fact that all computations are
not equally important in shaping the output response in var-
ious DSP applications. For such systems, some computations
are critical for determining the output quality (thus called sig-
nificant), while others play a less important role (thus demarked
Fig. 7. Significant computations in DCT.
as less-significant). The determination of significant/less-signif-
icant components is performed by a sensitivity analysis that is
the first step in SDA methodology. Of course, this classifica-
tion is only possible based on the quality requirements of the
user and application specific characteristics. Based on such clas-
sification the significant parts are constrained to be computed
within a significantly shorter time than the clock period. This
is achieved by co-designing algorithm and architecture and im-
posing tight timing constraints during synthesis. On the other
hand, the timing constraints of the less significant ones are less
strict and can take longer time (within the clock period) making
them susceptible to delay failures. The resultant architecture is
characterized by a delay slack between significant and less-sig-
nificant components which is utilized to tackle any potential
delay increase under VOS and parametric variations. In case of
delay errors only the less-significant computations are affected
and thus have negligible effect on output quality. Other impor-
tant features of SDA methodology are the maintenance of the
same operating frequency at nominal and scaled supply voltage.
The SDA approach has been applied to the design of various
voltage scalable and variation aware architectures popular in
today’s multimedia and signal processing systems such as dis-
crete cosine transform (DCT) [27], color interpolation [28], Fir
filters [29], wavelet transform [31], and motion estimation [30].
As an example of SDA, in DCT it was found that the signal
energy of the output is concentrated in a few low frequency com-
ponents (marked as Significant in Fig. 7 ), while most other
high frequency components are associated with small signal
energy (marked as Not-So-Significant in Fig. 7). With this in-
formation in mind, an architecture was proposed in [27] that
computes the high-energy components of the final DCT matrix
faster than the low-energy parts. Results show that even under
large process variation and VOS (1 V down to 0.8 V), there is
a gradual degradation of image quality (33 dB down to 23 dB
in peak-signal-to-noise ratio (PSNR)) with considerable power
savings (41% to 62%) compared to existing implementations
which fail to operate under such conditions as shown in Fig. 8.
c) Probabilistic computation and stochastic processors:
The above techniques (some (ANT, NRU) based on redundancy
and other (SDA) on application specific characteristics) in
a way, attempt to “correct” potential errors and provide an
acceptable output quality. However, there are several works
which attempt to take advantage of the inherent resilience of
various algorithms and instead provide good enough systems
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Fig. 8. Output image at (a) nominal conditions; (b), (c) SDA DCT at scaled
  /slow corner; and (d) conventional design under VOS/PV.
without trying to correct any potential errors rather allowing
them to occur. The concept of Probabilistic CMOS or PCMOS,
wherein each transistor and logic gate displays a probabilistic
rather than deterministic behavior, was proposed as an energy
efficient alternative to traditional deterministic computational
models [17]. This has led to various probabilistic and approxi-
mate computation research, summarized in [18]. Such methods
take advantage of the statistical behavior of nano-scale devices
and circuits and target emerging killer probabilistic applica-
tions such as Recognition, Mining and Synthesis (RMS). Such
algorithms typically use iterative and successive refinement
techniques, which give them self-healing characteristics, since
subsequent iterations can correct errors introduced in the pre-
vious iterations. Frequently, these algorithms do not have a
single “perfect” result; instead, they may produce any one of
many solutions that are equally acceptable.
One such approach is scalable effort (SCE) [20]. The basic
idea of SCE is to identify mechanisms at each level of design ab-
straction (circuit, architecture and algorithm) that can be used to
vary the computational effort expended towards the generation
of the correct/exact result, and expose them as control knobs in
the implementation. The approach was demonstrated through
the design of an energy efficient scalable-effort hardware im-
plementation of Support Vector Machines (SVM) for a popular
machine learning algorithm. As an extension of such work, a
computing platform, referred as stochastic processor, has been
proposed in [19]. Scalability in this case is achieved by exposing
to the application layer multiple functional units that differ in
their architecture. The various available functional units (e.g.
adders) achieve different degrees of voltage/frequency scaling at
different error rates. Based on performance, power and quality
requirements, the application may choose between the avail-
able adders while producing outputs that are, in the worst case,
stochastically correct.
C. System Level Techniques
It is believed that system level techniques can lead to large
power savings and allow better design decisions since they have
access to information that is not available to lower levels and
at the block level. Therefore, various techniques were proposed
recently for addressing power and parametric variations at the
system level.
1) Variation Aware Power Management: One of the most
widely used power reduction technique at the system level
is power management [33]. However, conventional power
management schemes, designed using nominal power charac-
teristics, can result in substantial power wastage and fail under
parametric variations [2], [33]. Therefore, effective power man-
agement techniques that can lead to significant energy savings
Fig. 9. Error resilient system architecture (ERSA).
even in the presence of parametric variations were proposed
in [33]–[37]. Such methods, in general, exploit the variable
workload of applications over time in order to adjust the
voltage in the various power domains on chip while considering
parametric variations. In addition software optimizations that
exploit data locality, existing in almost all DSP and multimedia
applications, are applied in order to achieve low power and
robust operation in embedded processors [2].
2) Error Resilient System Architecture (ERSA): Another ex-
ample of system level techniques is ERSA [38]. ERSA is a
multi-core platform that achieves error resilience to high-order
bit errors and in addition controls the low-order bit errors using
a combination of three basic ideas: asymmetric reliability, soft-
ware optimizations and error-resilient algorithms. As shown in
Fig. 9, it consists of a limited number of Super Reliable Cores
(SRCs) together with a large number of less reliable cores, re-
ferred to as Relaxed Reliability Cores (RRCs). The key idea is
that the computations of an application are divided into con-
trol-intensive (must be error-free) and data-intensive (errors can
be tolerated). By applying the idea of asymmetric reliability,
the control-related code is assigned to SRCs and the compu-
tation intensive code to RRCs. By doing so, ERSA achieves
the minimization of processor cores that require high reliability,
avoiding conservative system design. This approach was ap-
plied to implementation of various probabilistic applications
such as K-Means clustering and low density parity (LDPC) de-
coding. It was demonstrated that even at very high error rates of
, 90% or better accuracy of output
results is maintained with minimal impact on execution time.
III. LOW POWER AND ROBUST MEMORY DESIGN
Apart from logic computations, a ubiquitous part of today’s
systems is memory [2]. In this section the effect of parametric
variations on memories are discussed and novel design tech-
niques are described.
A. Challenges in Memory Design
The inter-die parameter variations, coupled with intrinsic
on-die variation in the process parameters (e.g., , L, W)
of transistors lead to mismatches in the strength of different
transistors in a SRAM bit-cell resulting in the failure of SRAM
array. In general, parametric failures can take the form of [9]:
• destructive read (i.e., flipping of the stored data in a cell
while reading—known as read failure, );
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Fig. 10. 6T SRAM bit-cell.
• unsuccessful write (inability to write to a cell—defined as
write failure, );
• an increase in the access time of the cell resulting in vi-
olation of the delay requirement—defined as access time
failure, ;
• destruction of the cell content in standby mode with the
application of lower supply voltage (primarily to reduce
leakage in standby mode)—known as hold failure, .
The overall failure probability of an SRAM cell is modeled as
the union of the individual parametric failures [10]. Interest-
ingly, random variations (such as RDF and LER) impact SRAM
cells more than logic since the transistors are of minimum size in
order to meet the higher density requirement. Apart from para-
metric variations, power (dynamic and most importantly static)
is another challenge in SRAM arrays. Voltage scaling can effec-
tively reduce power (dynamic and static) but reduces cell sta-
bility [36].
Several design techniques that address the requirements of
low power and robustness to parametric variations in memories
have been proposed. Conventionally, circuit techniques such as
sizing of cell transistors and adaptive body biasing (ABB) [7],
were employed for the design of low power and robust six tran-
sistor (6T) cells. However, the contradictory design requirement
of read and write operation in conventional 6T bit-cell (shown
in Fig. 10) complicates such approaches. For instance, one can
reduce the size of access transistor to decrease the read failure
probability but this increases the write failure probability
and access failure probability . On the other hand,
reducing the strength of the pull-up transistors diminishes
but increases and .
B. Bit-Cell Configurations
To circumvent the fundamental low reliability of 6T bit-cell,
new bit-cells (8T and 10T) were proposed that basically isolate
the read from the write for achieving better stability, while en-
abling low voltage operation. Fig. 11 shows an 8T bit-cell con-
figuration. Adding two FETs to a 6T bit-cell provides a read
mechanism that does not disturb the internal nodes of the cell
[43]. This requires separate read and write word-lines (RWL,
WWL) and can accommodate dual-port operation with separate
read and write bit-lines as shown in Fig. 11. Without read dis-
turbs during read, the worst-case stability condition for an 8T
cell equals that of two cross-coupled inverters, which provides
larger static noise margin (SNM) 3 . A dramatic stability
Fig. 11. 8T SRAM bit-cell.
Fig. 12. 10T SRAM bit-cell.
improvement can thus be achieved without a trade-off in per-
formance since a read access is still performed by two stacked
nFETs. The area penalty of this bit-cell is shown to be 30%.
To further improve cell stability, a 10T bit-cell was proposed
in [44] and is shown in Fig. 12. It uses transistors M7–M10 to
improve Read SNM by buffering the stored data during a read
access. Thus, the worst-case SNM for this bit-cell is the Hold
SNM related to M1–M6, which is the same as the 6T Hold
SNM for same-sized M1 through M6. M10 significantly reduces
leakage power relative to the case where it is excluded. Another
10T structure uses the Schmitt Trigger (ST) concept [45], [46]
that improves both read and write concurrently by improving
the inherent stability of the bit-cell. In the ST bit-cell, transis-
tors PL-NL1-NL2-AXL2 form one ST inverter while PR-NR1-
NR2-AXR2 form the other ST inverter (Fig. 13). Feedback tran-
sistors AXL2/AXR2 raise the switching threshold of the inverter
during the 0 1 input transition providing the Schmitt trigger
action. With same number of NMOS in read path, the read cur-
rent in ST cell is the same as the 6T cell. During the write op-
eration, both word-lines are ON. Series connected pull down
NMOS results in raising the voltage at node storing “0” which
is higher than the corresponding 6T cell. As a result ST cell flips
at a much higher bit-line voltage compared to 6T cell giving
higher ( 2X) “write-trip-point”. Thus the ST bit-cell design
can improve readability and writeability simultaneously unlike
the conventional 6T cell. Note that the above techniques also
allow operation at sub-threshold or near sub-threshold region,
thus leading to large power savings.
C. Circuit-Architecture Co-Design
Apart from circuit techniques and new bit-cells, architec-
tural techniques such as the addition of redundant columns
and rows [2], [9] or the use of parity bits for error detection
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Fig. 13. Schmitt trigger SRAM bit-cell.
and protection (usually reserved for soft errors) [38] have
been explored for providing robust memory operation. In an
attempt to limit the area overhead of such techniques, memory
design techniques have been proposed that exploit the in-
herent algorithmic resiliency in application specific systems,
trading-off power savings and robustness with graceful quality
degradation [40]–[42]. One such approach [42] is based on
the SDA methodology presented in Section II-C2), where
circuit and architectural techniques are combined in order to
ensure that significant bits are not corrupted under parametric
variations and voltage over-scaling. The basic idea lies behind
the observation that 8T SRAM cells are more robust than their
6T counterparts at scaled supply voltages. This feature was
exploited to design a hybrid memory for video applications
based on a mixture of 8T and 6T SRAM bit-cell configuration,
employing a low overhead preferential storage, where the
significant computations (higher order luma bits) are stored
in the more robust 8T-cell memory, while the less-significant
computations (lower order 5-bits) are stored in a 6T-cell based
memory. The fundamental premise of this approach lies in the
fact that human visual system (HVS) is sensitive mainly to
higher order bits of luminance pixels in video data. As it can
be seen in Fig. 14, SDA based SRAM allows operation under
VOS (at 600 mV and at slow-fast corner including inter and
intra die variations [47])with insignificant image quality loss as
opposed to conventional memory based on 6T bit-cells. Overall,
hybrid SRAM results in significant power savings for both read
and write (44 46% at 10 MHz frequency) operations while
having only 11% area overhead when the three significant luma
bits and all motion vectors are implemented as 8T bit-cells.
Note that 600 mV operation of bit-cells implicitly assumes that
access times can be met at such low supply voltages. Indeed, in
video formats like QCIT [42], the requirement for access time
is much less stringent.
IV. ROBUST AND POWER AWARE MIXED SIGNAL DESIGN
Apart from logic and memory blocks, the other basic compo-
nents of today’s portable systems are mixed-signal circuits. In
this section the effect of parametric variations on mixed signal
are discussed and novel design techniques are described.
Fig. 14. Output video image of 32 kit SRAM (a) array with 6T-only cells at
FS corner and      mV,    	 
 dB. (hybrid array at   
 mV and FS corner,    
  dB and (c) hybrid array at   
 mV and SF corner,    
  dB.
A. Challenges in Resilient Mixed-Signal Design
The push towards design of low power mixed-signal/RF
circuits and systems has created new technological challenges
particularly in the presence of process variations due to the
use of scaled CMOS technologies. As supply voltage scales
downwards, it becomes increasingly difficult to maintain per-
formance in the presence of variability induced mismatch,
reduced voltage swing and other constraints [53]–[56]. Tech-
niques that allow performance metrics to be maximized in low
voltage designs are described in [53]–[58]. There is general
consensus that active tuning (post-manufacture) is an effective
way of dealing with the effects of process variations. In [58], the
use of a measurement and control loop is used to improve the
performance of a ring oscillator in the presence of process vari-
ations. Extending such techniques to generic mixed-signal/RF
circuits across a range of complex specifications requires the
use of on-chip test, measurement and tuning infrastructure
and is a subject of ongoing research. The key challenges in
variation-resilient mixed-signal design are:
1) Design of tunable mixed-signal/RF modules (data con-
verters, amplifiers, mixers, PLLs, etc). Specifically, we
desire to perform post-manufacture tuning of mixed-
signal modules in such a way that their performance
specifications lie within acceptable limits as determined
by system level specifications. The tuning “knobs” (cur-
rent/voltage values at specified nodes) must be selected
in such a way that they allow the specifications of the
module to be tuned as independently as possible.
2) Consideration of multiple static (e.g., Gain, IIP3, I-Q
mismatch) and dynamic (e.g. Phase noise) performance
parameters of a mixed-signal/RF system under a uni-
fied BIST framework for tuning purposes. Current BIST
techniques either target individual specifications or re-
quire significant computation time to evaluate multiple
specifications of the device-under-test (DUT). For effi-
cient tuning, it is imperative to evaluate multiple spec-
ifications of the DUT in as short a time as possible
[61], [62] (to reduce overall tuning time and to solve
the tuning problem across all DUT specifications as op-
posed to a single specification). Consideration of power
as a critical metric during the tuning process.
3) Power should be co-optimized along with multiple per-
formance metrics across all the modules of the mixed-
signal/RF system. The presence of multiple analog and
digital tuning parameters (knobs) allows superior solu-
tions to be obtained as opposed to when only limited
tuning “knobs” are available for tuning purposes.
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Fig. 15. Test and tuning infrastructure.
Fig. 16. Yield results for tuning of transmitter using Augmented LaGrange
approach.
4) Use of a BIST-driven control algorithm that takes results
from the applied BIST procedure and changes the values
of the analog and digital tuning knobs concurrently to
force all the system-level specifications to “move” to-
wards acceptable values. This control algorithm may be
implemented using a nonlinear constrained optimizer
running on an on-board processor. In specific instances
where such a processor is not available, the control al-
gorithm may be implemented using on-chip digital cir-
cuitry [63].
B. Mixed-Signal/RF: System Level Tuning
A key challenge is to perform tuning at the module level
while satisfying system-level performance metrics. As an ex-
ample, a possible built-in test and tuning architecture for an
RF transceiver system is shown in Fig. 15. The transmitter
and receiver modules (mixers, LNA, PA are designed with
built-in tuning knobs that tradeoff power consumption with
performance. Examples of tuning knobs include current and
voltage bias control, tunable inductors and capacitors, etc.
(hardware tuning knobs) and pre-distortion and post-distortion
coefficients (software tuning knobs). The transmitter and re-
ceiver subsystems are also equipped with built-in sensors for
monitoring the quality of signals at intermediate nodes of the
RF signal path. While multiple sensors may be used, a single
envelope detector at the output of the transmitter can also be
used to monitor the health of the transmitter and produces a low
frequency signal that is analyzed by the DSP after digitization
(the input to the A/D converter of Fig. 15 is multiplexed for
built-in test purposes). The test-and-tuning procedures work
as follows: The DSP sends a multisine stimulus through the
D/A converter to the transmitter which is then “looped back”
to the receiver via an external feedback path (through the
package or on the DUT load board). The data obtained from
the sensor at the output of the transmitter is used to determine
multiple performance metrics of the transmitter (Gain, IPP2,
IIP3, I-Q mismatch, AM-PM distortion, etc.) using single data
acquisition. The data obtained from the receiver are used to
determine similar performance metrics of the receiver. In this
context, the data obtained from the sensor allows accurate de-
termination of receiver quality in the presence of simultaneous
transmitter imperfections. From the test results (obtained in a
few milliseconds) software residing in the DSP that implements
the analysis and control engine (ACE) determines how to
“turn” the hardware and software tuning knobs of the design to
improve transceiver performance. At each step, a cost function
is evaluated as a weighted mean-square difference between the
ideal performance metrics of the transmitter/receiver and the
values determined by the built-in test procedure. A nonlinear
constrained optimizer running on DSP is used to drive an itera-
tive test-tune-test procedure which terminates when acceptable
transceiver performance is achieved.
In specific cases where an on-chip or on-package DSP is
not available for running a nonlinear optimizer, a simpler test-
tune-test approach can be implemented using on-chip (simpli-
fied) analog and digital support circuitry. In [60], a digitally
generated stimulus is used to excite analog/RF circuitry and
the response of the circuit (downconverted) is digitized into a
bit-stream using a 1-bit A/D converter. This bit-stream is ana-
lyzed “on-chip” using digital circuitry and a modified SS-LMS
algorithm is used to drive the tuning procedure.
Fig. 16 shows the histograms obtained for the Gain, IIP2 and
IIP3 specifications of the transmitter of Fig. 15 when an Aug-
mented Lagrange optimizer running on the DSP of Fig. 15 is
used to drive the tuning procedure. The tuning is performed
in a power-conscious manner as power consumption is formu-
lated within the cost function used for optimization and repre-
sents increase of yield from 62% to 96% across all transmitter
specifications.
V. CONCLUSION
An overview of several techniques for the design of variation
aware and low power systems was conducted. Rather than fo-
cusing on a single level of design abstraction, the presented tech-
niques address the contradictory design challenges (power, vari-
ations) at various levels of hardware hierarchy. The discussed
mechanisms target various types of designs; logic, memory and
mixed signal that consist the main elements of today’s systems.
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The combination of techniques presented in this paper can ef-
fectively allow the design of low power and robust integrated
systems in the nano-scale as well as in the post-silicon era.
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